The Synthesis of a Hardware Scheduler for Non-Manifest Loops
نویسندگان
چکیده
This paper1addresses the hardware implementation of a dynamic scheduler for non-manifest data dependent periodic loops. Static scheduling techniques which are known to give near optimal scheduling-solutions for manifest loops, fail at scheduling non-manifest loops, since they lack the run time information needed which makes a static schedule feasible. In this paper a dynamic scheduling approach was chosen to circumvent this problem. We present a case study using VHDL were the focus lies on implementations with minimal memory usage and low communication overhead between various components of the architecture. This has resulted in an efficient and synthesisable system.
منابع مشابه
Minimum waste scheduling of dynamic variable-latency and non-manifest functional-units
In this paper we address the problem of scheduling algorithms embodied with a mixture of nonmanifest-loops [1], variable-latency and fixed-latency units [2], [3] for high throughput DSP-applications. Nonmanifest loops are loops where the number of iterations needed for a calculation is data dependent and hence not known at compile time. The body of a non-manifest loop can either have fixed-late...
متن کاملSolving the tandem AGV network design problem using tabu search: Cases of maximum workload and workload balance with fixed and non-fixed number of loops
A tandem AGV configuration connects all cells of a manufacturing area by means of non-overlapping, sin-gle-vehicle closed loops. Each loop has at least one additional P/D station, provided as an interface between adjacent loops. This study describes the development of three tabu search algorithms for the design of tandem AGV systems. The first algorithm was developed based on the basic definiti...
متن کاملHardware/Software Co-Design of Run-Time Schedulers for Real-Time Systems
We present the SERRA Run-Time Scheduler Synthesis and Analysis Tool which automatically generates a run-time scheduler from a heterogeneous system-level specification in both Verilog HDL and C. Part of the runtime scheduler is implemented in hardware, which allows the scheduler to be predictable in being able to meet hard real-time constraints, while part is implemented in software, thus suppor...
متن کاملRun-time Scheduler Synthesis for Hardware-software Systems and Application to Robot Control Design
Hardware-Software Systems and Application to Robot Control Design Vincent Mooney, Toshiyuki Sakamoto & Giovanni De Micheli Computer Systems Lab, Stanford Univ., Stanford, CA 94305 Abstract We present a tool that automatically generates a run-time scheduler for a target architecture from a heterogeneous system-level speci cation in both Verilog HDL and C. Part of the run-time scheduler is implem...
متن کاملBochdalek hernia with intrathoracic kidney as one of its contents - Incidentally identified by 99mTc-DTPA renogram
Congenital diaphragmatic hernia (CDH) is a rare anomaly with a reported incidence of 1 in 16,000 populations. It may be associated with herniation of stomach, intestinal loops, spleen, and kidney through a chest wall defect. We report a case of a 1 year old male child who presented with recurrent fever, occasional chills and rigor of 4 months duration. Left kidney was non visualised on ultrasou...
متن کامل